Micronics PCI/ISA System Board D6-IN Manual de usuario Pagina 77

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 81
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 76
M6DPi System Board Manual
SRAM - An acronym for Static Ran-
dom Access Memory. A type of
memory that can retain data without
requiring a regular clock signal. Al-
though they are faster than DRAM,
they hold less data and are more ex-
pensive.
Synchronous - Protocols that require
the clocks of communicating ma-
chines or devices to be coordinated.
Synchronous Cache - A type of cache
that uses a clock signal to latch the
inputs and the data output. This struc-
ture spreads the cache access across
two or three cycles while maintaining
a bandwidth of one access per cycle.
Improves performance by 5-10%.
Terabyte - A measurement for very
large storage capacity. One Terabyte
is equivalent one-thousand gigabytes,
one-million megabytes, or
1,099,511,627,766 bytes.
Unbuffered DIMMs - The unbuffered
DIMM modules do not use any buffer
logic chips, thus achieving faster op-
eration due to the elimination of the
propagation delay of the logic buffer.
This increase in speed comes at the
cost of reducing the maximum num-
ber of modules on the same system
board.
VESA - An acronym for Video Elec-
tronics and Standards Association.
VESA Local Bus (VL-Bus) - A high
performance bus designed by VESA.
A 32-bit version of the ISA bus which
Glossary
75
operates at the speed of the
computer’s CPU. See PCI, EISA and
ISA.
VRM - Voltage Regulator Module.
Supplies CPU specific voltages for the
Secondary CPU.
Warm Boot - Restarting the system
by simultaneously pressing the
<Ctrl>, <Alt> and <Delete> keys.
Wide SCSI - A SCSI-2 enhancement
that allows data to be transferred 16
or 32 bits at a time on the SCSI bus
instead of 8 bits at a time.
Write-Back Cache - Upon a cache
hit, the cache is updated and the main
memory is not affected. Upon a cache
miss, only the main memory is up-
dated.
Write-Through Cache - Upon a
cache hit, the cache and the main
memory are updated. Upon a cache
miss, only the main memory is up-
dated.
Vista de pagina 76
1 2 ... 72 73 74 75 76 77 78 79 80 81

Comentarios a estos manuales

Sin comentarios